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A B S T R A C T
Thermal behaviours of high-performance digital circuits in bulk CMOS and FDSOI technologies are compared
on a 64-bit Kogge-Stone adder designed in 40 nm node. Temperature proﬁles of the adder in bulk and FDSOI
are extracted with thermal simulations and hotspot locations are studied. The inﬂuence of local power density
on peak temperature is examined. It is shown that high power density devices have signiﬁcant inﬂuence on peak
temperature in FDSOI. It is found that some group of devices that perform the same function are the most
prominent heat generators. A modiﬁcation on the design of these devices is proposed which decreases the
hotspot temperatures signiﬁcantly.
1. Introduction
The demand for increasing the performance of high speed digital
circuits brings the need for smaller and faster implementations [1,2].
However, as the clock frequencies increase owing to smaller technology
nodes, the circuits consume power in higher densities. Consequently,
the temperature levels are elevated and the thermal issues become the
bottleneck of the circuits by altering the performance and decreasing
the lifetime. On the performance side, the temperature induced
reduced mobility decreases the device current and the maximum speed
of operation [3]. Moreover, the threshold voltage decreases with the
temperature and this results in higher leakage current and power
consumption [4,5]. Higher power consumption brings higher tempera-
ture and this might result in thermal runaway where the die fails due to
the uncontrolled increase in the temperature. Although thermal run-
away does not happen, the chip might settle down to a higher
temperature, which would degrade the performance as well as the
reliability of the chip [6]. Electromigration phenomena is another
reliability problem related to temperature where the metal intercon-
nects are broken due to diﬀusion or ﬂow of atoms under very high
current densities at high temperatures [7,8]. All of the mentioned
problems show that having a reliable and high performance chip is not
possible without considering the thermal behaviour of the design. This
brings another aspect into the design space, which is the self-heating.
Self-heating became a more critical problem especially after the
introduction of the modern MOSFET device geometries like FinFET
and Fully Depleted Silicon on Insulator (FDSOI) [9]. Previously, it was
reported that the peak temperature of the FDSOI devices is located
close to the drain end of the device [1,10,11] and the peak temperature
value in FDSOI FETs is found to be much higher than the one in the
conventional bulk MOSFETs [12,13]. The higher peak temperature of
the FDSOI structure is mainly due to the thermal behaviour of its
constitutive materials. The thermal conductivity of the SiO2 isolation
layer is two orders of magnitude lower than the thermal conductivity of
the bulk Si. Moreover, the thermal conductivity of Si thin ﬁlm, where
the devices are generating heat, is one order of magnitude less than the
thermal conductivity of bulk Si [1]. Additionally, the boundary between
Si and SiO2 creates a ﬁnite interface thermal resistance, [14,15] which
is equal to the thermal resistance of a SiO2 layer with a thickness of
20 nm [16]. Due to the mentioned facts, the dissipated power in FDSOI
devices does not ﬁnd a high conductance diﬀusion path. Consequently,
the generated heat turns into temperature in nanometer scale local
spots which are comparable to the dimensions of transistors in FDSOI.
However, not all the devices settle down to very high temperature
values in an implementation. The devices which consume the highest
amount of power per unit area are the hottest ones especially in FDSOI.
As a result of this, a design which contains devices with large
diﬀerences in their power densities create very prominent temperature
hotspots and large temperature gradients. By performing a detailed
power density analysis, the critical ones can be eliminated from the
others; and by performing some modiﬁcations on their design, the peak
temperature and the high temperature gradients can be reduced.
Recently, during the implementation of a 5 GHz processor, high
switching factor nets were identiﬁed during functional simulation to
avoid micro hotspots at the individual gate level, caused by device self-
heating [17]. As a solution, the maximum output load capacitances of
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the gates driving these nets are reduced and these gates are placed
away from the other gates driving such nets in order to avoid excessive
heating and have uniform temperature distribution overall the circuit.
In this work, we intend to emphasize the correlation of the
nanometer scale hotspots and the power density of individual devices
by observing the temperature proﬁle of high performance circuits
implemented in bulk and FDSOI. For this purpose, a 64-bit parallel
preﬁx adder is designed and implemented in a commercially available
40 nm CMOS bulk technology. The power dissipation of each device in
the circuit is observed under randomly applied input vectors. The
resulting power dissipation output is provided as an input to thermal
simulations for observing the temperature proﬁle of the overall block.
HotSpot tool [18] is used for modelling the thermal behaviours of bulk
and FDSOI geometries. The devices situated on the highest tempera-
ture locations are found and examined. It is observed that self-heating
in FDSOI is much more prominent when compared to bulk since the
local hotspots have sizes comparable to the size of the devices and the
generated heat is directly converted to temperature in FDSOI.
Consequently, the highest temperature values occur on the devices
which have the highest power density. Finally, a solution for decreasing
the temperature of the hotspots is proposed. It is shown that the peak
temperature of the design in FDSOI can be decreased signiﬁcantly with
a cost of an insigniﬁcant increase in the area and parasitic capacitances.
In Section 2, the performance parameters of the implemented 64-
bit parallel preﬁx adder are given and its architecture is explained in
detail. In Section 3, bulk and FDSOI thermal simulation results and the
temperature proﬁles of the designed 64-bit adder is provided. In
Section 4, the correlations between the devices with the peak tempera-
ture and their functions are shown. Finally, in Section 5, the summary
of the work and the conclusions are provided.
2. Implemented block
The parallel preﬁx adder is implemented with Kogge-Stone techni-
que [19] where radix-4 and sparsity-4 options are used [20,21]. The
entire 64-bit Kogge-Stone adder block is designed with full custom
design approach (Fig. 1). The block is primarily optimized to obtain the
lowest possible critical path delay while having the lowest possible
power consumption and area. Finally, a delay (clock to sum) of 148 ps
is obtained under 900 mV power supply voltage. The block contains
10922 nMOS and pMOS devices and the resulting area of the block is
around 2200 µm2. The average power dissipation of the block is 12 mW
and the average power density is 548 W/cm2 under a clock frequency
of 2.5 GHz with 50% duty cycle. This corresponds to 200 ps evaluation
time which is 52 ps more than the critical path delay. The detailed
block diagram of the implemented 64-bit Kogge-Stone Parallel Preﬁx
Adder can be seen on Fig. 2. The interconnect lines, signal names and
the blocks on the critical path are indicated by red colour. The block
consists of three main building blocks which are Propagate-Generate
Signal Generator, Propagate-Generate Signal Merge and 4-bit Carry
Select Adders (CSA). The detailed explanation of the architecture of
these blocks are given in the following sub-sections.
2.1. Propagate-generate signal generator
In parallel preﬁx adders, the reduction in the delay time is provided
by merging Propagate (P) and Generate (G) signals in a parallel
fashion to obtain the values of the Carry Out signals. For that reason,
Propagate and Generate signals are generated before the merging step
according the Boolean expressions given by
P A B= +i i i (1)
G A B= ∙i i i (2)
where the subscript i is the bit number of the input values A and B. In
this implementation, instead of P and G signals, and signals are
generated in the Propagate-Generate Signal Generator block, mainly
for decreasing the logic depth and increasing the clock frequency. The
logic gates are implemented with N-Domino Logic with the clocked
footing devices [22].
2.2. Propagate-generate signal merge
The Propagate-Generate Signal Merge block is the heart of the
overall 64-bit Adder implementation since the evaluation time of this
part has an important inﬂuence on the speed of the overall block. In
this block, P and G signals are merged to get the Carry Out information
of diﬀerent stages in the addition. On Fig. 2, the blue coloured circles
indicate a logic gate which performs the merging operation of four P
and four G signals, where the radix option is set to 4 for further
decreasing the critical path delay by decreasing the logic depth [20,23].
The Boolean expression of these functions are shown by (3) and (4)
where the subscript i:i−3 indicates that the output signals are the
merged P and G signals from the bits i to i−3.
P P P P P= ∙ ∙ ∙i i i i i i: −3 −1 −2 −3 (3)
G G G P G G P P P= ( + ∙ )+( + ∙ ) ∙ ∙i i i i i i i i i i: −3 −1 −2 −3 −2 −1 (4)
The radix-4 option provides the advantage of merging four signals
with a single logic gate. However, (3) and (4) shows that the
implemented CMOS logic gate will be quite complex and it will contain
4 transistors in series. This fact will in turn decrease the speed of the
logic gate especially for the advanced technology nodes where the
power supply voltages are equal to or below 1 V. Another possibility to
implement a radix-4 PG-Merge gate is to cascade two radix-2 PG-
Merge gates. Hence, (3) and (4) can be written as
P P P P P P P=( ∙ ) ∙ ( ∙ ) = ∙i i i i i i i i i i: −3 −1 −2 −3 : −1 −2: −3 (5)
G G G P G G P P P G G
P
= [ + ∙ ]+ [( + ∙ ) ∙ ( ∙ )] = +
∙
i i i i i i i i i i i i i i
i i
: −3 −1 −2 −3 −2 −1 : −1 −2: −3
: −1 (6)
where the cascading of two radix-2 PG-Merge gates can be explicitly
seen. The cascading approach has the disadvantage of having a logic
depth of two when compared to the approach shown by (3) and (4);
however, the series resistance in each gate is quite relaxed. At this
point, the delay performance can be questioned since both approaches
have their own advantages and disadvantages. To observe the faster
solution, the same 64-bit Adder is implemented with the both
approaches. It is observed that the cascading approach is unequivocally
faster than the single gate approach.
As indicated in Section 2.1, only and signals are available at the
inputs of the Propagate-Generate Signal Merge block. Consequently,
(7) and (8) are used for implementing the radix-4 PG-Merge gates
where both the inputs and the outputs are negated.
P P P P P P P=( + ) ∙ ( + ) = ∙i i i i i i i i i i: −3 −1 −2 −3 : −1 −2: −3 (7)
G G G P G G P P P
G G P
= { ∙ ( + ) + [ ∙ ( + )∙ ( + )]}′
= + ∙
i:i i i i i i i i i
i i i i i i
−3 −1 −2 −3 −2 −1
: −1 −2: −3 : −1 (8)
All radix-4 PG Merge gates in the Propagate-Generate Signal
Fig. 1. Full custom layout and die micrograph of the 64-bit adder block
(54.8 µm×40 µm) implemented in 40 nm technology. (a) Layout (b) Micrograph.
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Merge block (the blue circles on Fig. 2) are implemented with NP-
Domino Logic gates. Since the logic gates in the Propagate-Generate
Signal Generator blocks are implemented with N-type logic tree, the
implementation is proceeded with P-type domino gates to prevent the
irreversible discharge problem during evaluation. No clocked footing
device is used since there is no possible current path on the evaluation
trees of the logic gates. The fact that the clocked footing devices are
removed increases the rise and fall times of the gates and decreases the
area of the standard cells signiﬁcantly. The number and type of the
transistors on the critical path are summarized on Fig. 3.
2.3. Carry select adders (CSA)
For obtaining the sum value, Carry Select Adders are needed since
the Propagate-Generate Signal Merge block generates only the Carry
Out signals. Moreover, each carry select adder has to be a 4-bit
implementation (Fig. 4) because the Propagate-Generate Signal
Merge block is implemented with sparsity-4 option where only every
forth Carry Out signal is generated [21]. The 4-bit carry select adder is
implemented with two 4-bit ripple carry adders. In the implementa-
tion, P and G signals are used as the inputs of 1-bit full adders instead
of A and B input bits. This way, it is possible to decrease the number of
the series transistors from 3 to 2 in the 1-bit full adder gates. The
implementation of the Carry Select Adder block is performed by static
CMOS since it is not time critical.
3. Self-heating analysis
Detailed self-heating analyses are performed on the implemented
block by considering the thermal properties of both bulk and FDSOI
device geometries. Firstly, electrical simulations are performed where
series of randomly generated input vectors are applied at the inputs for
extracting the power dissipation waveforms of each device in the block.
The instantaneous power dissipation waveform of each device is
extracted by
P t I t V t( ) = ( )× ( )n D n DS n, , (9)
and the average power dissipation values are calculated by
∫P t I t V t dt Q=
1 ( )× ( ) =n
s
t
D n DS n n
0
, ,
s
(10)
where Pn is the instantaneous power dissipation (in Watts), ID,n is the
drain current (in Amperes), VDS,n is the voltage drop between the
drain and the source terminals (in Volts), and are the average power
dissipation and heat generation (in Watts) respectively of device n
throughout the simulation time, ts (in seconds). Finally, the location of
each device is extracted from layout for generating the heat generation
map of the 64-bit adder and performing thermal simulations.
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Fig. 2. The architectural block diagram of the implemented 64-bit Kogge-Stone Parallel Preﬁx Adder with the radix-4 and sparsity-4 options. The input/output nodes, signal names and
the hardware blocks on the critical path are indicated with red colour. (For interpretation of the references to color in this ﬁgure legend, the reader is referred to the web version of this
article).
Fig. 3. The number and type of the devices on the critical path of the Propagate-
Generate Signal Merge block.
Fig. 4. The block diagram of the 4-bit Carry Select Adder. The S0(i) and S1(i) signals at
the outputs of the two 4-bit ripple carry adders are the Sum signals which are generated
for the two cases where Carry In signal is equal to 0 and 1 respectively.
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The electrical simulations are followed by thermal simulations. For
the thermal simulations, bulk and FDSOI technologies are separately
modelled to make a comparison between each other. For the bulk case,
the geometry of a commercially available 40 nm technology is ther-
mally modelled. For the FDSOI case, the technology parameters of a
commercially available 28 nm FDSOI design kit are selected. To
perform a fair comparison, the parameters of the chosen 28 nm
FDSOI technology are scaled for 40 nm. The extracted thermal models
for diﬀerent layers of the chip are illustrated on Fig. 5. The bulk
thickness is set to 150 µm for both cases. For the FDSOI case, the Si
thin ﬁlm and the BOX (buried oxide) thicknesses are set to 10 nm and
50 nm respectively. The thermal conductance of the Si and SiO2 thin
ﬁlm structures are less than their bulk thermal conductance values due
to phonon boundary scattering [24]. Therefore, these two layers are
independently modelled. The thermal conductance of the SiO2 ﬁlm
with 50 nm thickness is approximately equal to 0.8 Wm−1 K−1 [25,26].
The thermal conductance of the Si ﬁlm with 10 nm thickness is
approximately 13.7 Wm−1 K−1. The calculated thermal conductance
value is more than an order of magnitude less than the thermal
conductance of bulk Si. The boundary between Si and SiO2 creates a
temperature jump, hence a ﬁnite interface thermal conductance
[14,15]. The value of interface thermal resistance (Ri) is set to
2×10−8 m2 KW−1 [25,26] (Fig. 5). The resulting interface thermal
resistance is equivalent to the thermal resistance of a 20 nm thick
SiO2 ﬁlm. All of the mentioned modiﬁcations for the FDSOI case
increases the thermal resistance at the top surface signiﬁcantly. For the
FDSOI case, the transistors are located inside the Si Thin Film layer,
therefore the extracted heat generators are placed in this layer
according to their coordinate information extracted from the layout.
For the bulk Silicon simulations, the heat sources are placed on the
top surface of the Si Bulk layer. It can be seen from Fig. 5 that the metal
routing layers and the dielectric isolation layer is ignored. Extracting
the thermal model of this layer is very diﬃcult since the distribution of
the routing layers are quite complex and not homogeneous. However,
the average thermal conductance of the metal-dielectric layer is quite
low when compared to the bottom heat conduction path (through heat
spreader and heat sink). Moreover, the heat conduction of the metal-
dielectric layer is even less in deep sub-micron technologies due to the
low thermal conductance of the low-κ materials [27]. Therefore, the
upper part of the chip is assumed to be thermally insulator.
For providing the calculated power dissipation values as the inputs
for the thermal simulations, the block is partitioned into squares
(pixels) of 1 µm2 and the total heat generation of each square is
calculated by summing the power dissipation of each device which falls
in that square. The resulting heat generation map can be observed on
Fig. 6. For observation purposes, a block level heat generation proﬁle is
also generated and can be seen on Fig. 7, where the names of the blocks
and their individual heat generation values are reported on Table 1. By
observing Fig. 7, it can be seen that the block with the highest heat
generation density is the Clock Tree, which is an expected result when
the density of the devices and their activity rates are considered. The
eﬀect of the Clock Tree can also be seen by observing the pixels on the
upper left corner of Fig. 6.
However, the pixels with the highest heat generation density on
Fig. 6 do not belong to the Clock Tree. The pixels with highest heat
Fig. 5. Thermal models of diﬀerent layers for FDSOI and bulk (a) Device Level Layers(b)
Chip and Package Level Layers.
Fig. 6. Heat generation map of the 64-bit adder (x and y in µm). The spatial resolution
used for thermal simulation is 1 µm2. (For interpretation of the references to color in this
ﬁgure, the reader is referred to the web version of this article).
Fig. 7. Heat generation proﬁle of separate blocks (x and y in µm).
Table 1
Functions and heat density values of the blocks on Fig. 7.
Number Function Heat density [W/cm2]
1 Input registers 278.8
2 Carry select adder 469.7
3 PG generators 557.8
4 Inverters 867.4
5 PG Merge 1 1254
6 PG Merge 2 659.0
7 PG Merge 3 365.7
8 Multiplexers 440.2
9 Output registers 369.4
10 Clock Tree 2715
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generation density are found between y=21 µm and y=22 µm and
located in the Propagate-Generate Merge block. Nevertheless, the
average heat generation rate of the Propagate-Generate Merge block is
still less than the Clock Tree due to the fact that not all of the devices in
this block dissipate heat as much as the ones inside the dark red pixels
which can be seen on Fig. 6.
The heat generation map of Fig. 6 rather than the block level one of
Fig. 7 is applied as the input of the two thermal simulations which are
performed by using bulk and FDSOI thermal models separately. The
temperature maps which are obtained from the thermal simulations for
the two cases are shown on Fig. 8. It is clear that the temperature
proﬁles of bulk and FDSOI structures diﬀer signiﬁcantly. For the bulk
case (Fig. 8a), a hotspot is observed close to the Clock Tree block which
has the highest average heat generation rate when compared to the rest
of the blocks. Moreover, the heat can diﬀuse easily to the other parts of
the circuit due to the high thermal conductivity of the bulk Silicon. In
addition to this, the peak temperature of the entire adder is not
signiﬁcantly greater than its colder parts. On the other hand, the
resulting temperature map of FDSOI (Fig. 8b) shows that the generated
heat is locally translated into temperature since the thermal conduc-
tance of the FDSOI structure is quite low at the heat generation spots.
This is mainly due to the SiO2 isolation layer, Si-SiO2 thermal boundary
resistance [15] and the reduced thermal conductance of silicon and
SiO2 thin ﬁlms [25,26], which were previously explained. The thermal
simulations for the bulk and the FDSOI geometries are repeated by
using the block level heat generation inputs of Fig. 7. It is observed that
the temperature distribution for the bulk case is almost exactly the
same as the one of Fig. 8a. However, for the FDSOI case the
temperature proﬁle is quite diﬀerent when compared to the one of
Fig. 8b when the same experiment is performed with the heat
generation input of Fig. 7. This result shows that the thermal
simulations using block level heat generation inputs would give reliable
results in bulk, however they would fail to detect the nanometer scale
hotspots in FDSOI.
For observing the temperature proﬁle of individual devices and the
hottest spot in the entire block for the FDSOI case, it is needed to
further increase the resolution of the simulation. For that, the location
of the pixel with the highest temperature is determined on Fig. 6 and
thermal simulations are repeated with a grid size of 1 nm2 which is
equal to the minimum layout pitch of the used technology. Fig. 9a
shows the devices which are located on the spot with the highest
temperature and their power dissipation values. Since the grid size
(1 nm) is much smaller than the minimum gate length (40 nm), a
signiﬁcant area with zero heat generation can be observed (white area).
The resulting temperature proﬁle (Fig. 9b) indicates that the generated
heat does not diﬀuse easily and each device heats up itself signiﬁcantly.
The temperature diﬀerence inside this small window (1.6 µm2) is larger
than 35 K and a temperature gradient of more than 100 K/µm can be
observed. Moreover, without being too obvious, the same picture
implies that a device with very high power dissipation might have a
considerable impact on the temperature of its neighbouring device
(observable from the four high power devices located on the lower right
part of Fig. 9b).
To understand the eﬀect of neighbour devices on each other, a heat
generation scenario is created. Fig. 11a shows the locations of the
devices with their names indicated on the left. The colours of the
devices are determined according to the colour-bar on the top, which
represents the average power density. The instantaneous and average
power density of each device is deﬁned by the following equations
PD t P t
W L
( ) = ( )
∙n
n
n n (11)
∫PD t PD t dt=
1 ( )n
s
t
n
0
s
(12)
whereWn and Ln are the width and length of the corresponding device.
For the test case of Fig. 11a, the sizes of the devices are selected
according to the design rules of the utilized technology and the power
density values are chosen according to the power density distribution of
the adder circuit which is shown on Fig. 10. The power density of
Fig. 8. Temperature proﬁles of the 64-bit adder (x and y dimensions are in µm). The
spatial resolution used for thermal simulation is 1 µm2. (a) Bulk temperature map (b)
FDSOI temperature map.
Fig. 9. Heat generation input of a high resolution thermal simulation and the resulting
temperature map focused on the 48.6 µm≤x≤49.88 µm and 21.1 µm≤y≤22.38 µm
portion of the 64-bit adder where the heat generation is very high. The spatial resolution
used for thermal simulation is 1 nm2 (a) Heat generation (b) Temperature.
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devices M2-M11 is roughly equal to the power density of the device
which has the highest power density in the entire adder circuit
according to the power dissipation analysis. Naturally, one of these
devices should be responsible of the peak temperature of the overall
implementation. On the other hand, M12 has the same size as M2-M11
with no power dissipation. Finally, the power dissipation of M1 is equal
to the power dissipation of M2-M11 while its power density is much
lower than the others due to its larger size. The horizontal distance
between the devices is set to the minimum gate-to-gate distance
permitted by the used design kit. All of the other parameters of each
device are summarized on Table 2.
The resulting temperature proﬁle of the listed heat generators is
shown on Fig. 11b. The white dashed lines on Fig. 11b are the cut-lines
which pass on the centre of the devices. The temperature waveforms
occurring on these cut-lines are shown on Fig. 12. The peak tempera-
ture on cut-line 1 shows that the device with the highest power density
(M2) can increase the temperature itself alone by 30 K. The peak
temperature on cut-line 2, which is the peak temperature of the entire
area, is observed on M7 with a temperature increase of more than 48 K
when compared to the coolest point. Additionally, the temperature of
M7 is 18 K higher than the temperature of M2 although they have the
same heat density. This proves that the inﬂuence of the neighbouring
devices (M3-M6 and M8-M11 in the example) can increase the peak
temperature of the overall circuit signiﬁcantly. Another observation
which can be made on cut-line 2 is although M12 does not dissipate
any power, its temperature is 15 K higher than the lowest temperature
in the area. This is primarily due to the self-heating of M3-M11 which
are located very close to M12. The temperature of M1 is 15 K lower
than the temperature of M2 although their power dissipation values are
equal. This result proves that is the most substantial factor in terms of
creating a nanometer scale hotspot in FDSOI is the power density
rather than the power dissipation alone. Finally, the temperature of M1
shows more than 6.8 K variation along its width (cut-line 3 on Fig. 12).
The gradient is due to the neighbouring devices (M3, M6, M9) which
are very strong heaters. As a result of this variation, the threshold
voltage and mobility of M1 would show diﬀerent behaviours along its
width. While this eﬀects only the speed in digital circuits, it might
create important mismatch problems in analog circuits.
The analysis shows that the hottest spot in FDSOI is most probably
created by the self-heating of individual devices with the highest heat
density. Moreover, their cumulative eﬀect can increase the peak
temperature signiﬁcantly. Returning back to the 64-bit adder circuit,
it can be seen that the power density range is limited by [0 kW/cm2,
310 kW/cm2] window (Fig. 10). However, the histogram shows an
exponential decaying characteristic and most of the devices are
cumulated in the region with very low heat generation density. At this
point, we can deﬁne two windows on the histogram of Fig. 10 and call
them Low Heat Generation Window (L-HGW) and High Heat
Generation Window (H-HGW). The border between each other is
quite arbitrary and deﬁned as 90 kW/cm2 for this case. What is
important is while there are 10,786 devices in L-HGW, there are only
136 devices in H-HGW. This means that almost 98.8% of all the devices
has a power density value less than 90 kW/cm2 and only approximately
1.2% of the devices are generating more than 30% of the maximum
power density observed in the entire circuit. This situation can also be
observed on Fig. 6 where there are only very few red or yellow squares
(due to the devices in H-HGW) and almost the entire adder area is
covered with dark blue (due to the devices in L-HGW). Therefore, if the
devices in this 1.2% portion are detected and modiﬁed in a way, the
peak temperature of the block can be signiﬁcantly decreased. The
modiﬁcation of the most critical devices with high power density can be
performed by increasing their width with a trade-oﬀ of a slightly
increased area and parasitic capacitances. Fig. 13 shows the histograms
of the three cases where the width of the devices in H-HGW are kept
constant (×1), doubled (×2) and tripled (×3). It can be seen that the
power density distribution can be squeezed into a smaller window only
by increasing the width of the devices which have a power density value
of more than 90 kW/cm2. The new maximum power density values are
less than 170 kW/cm2 and 125 kW/cm2 for the ×2 and ×3 cases
respectively. Although the maximum power density can be decreased
signiﬁcantly by performing the described analysis and modiﬁcations, it
is quite cumbersome to perform an extensive power dissipation
analysis by considering each device. Moreover, to have accurate results
from the described analysis, one should perform the necessary
simulations by considering the interconnect parasitic capacitances.
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Fig. 10. Power density distribution of the transistors which belong to the 64-bit adder
circuit.
Table 2
Parameters of the devices on Fig. 11.
Device M1 M2-M11 M12
Power density [kW/cm2] 42 300 0
Power dissipation [µW] 16.8 16.8 0
Width [µm] 1.00 0.14 0.14
Length [µm] 0.04 0.04 0.04
Fig. 11. Heat generation and the resulting temperature proﬁle in a square with an area
of 1.28×1.28 µm2 (a) Heat generation (b) Temperature.
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Fig. 12. Temperature proﬁles along the cut-lines (Fig. 11b) taken at the centre of the
devices M2, M7 and M1. The red thick lines show the location of the devices on Fig. 11.
(For interpretation of the references to color in this ﬁgure legend, the reader is referred to
the web version of this article).
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Consequently, the modiﬁcations on the critical devices in H-HGW have
to be performed on top of a layout-ready design, which would increase
the design time signiﬁcantly. For that reason, a correlation between the
devices in H-HGW and their functional properties is needed to be
sought, so that the common properties of these devices and the reason
of their high power density can be understood. This way, the necessary
thermal design precautions can be taken during the early design stages
rather than performing a very long analysis on an already ﬁnalized
design.
4. Self-heating of devices with diﬀerent functions
To observe the group of devices with diﬀerent average power
density values, the devices are categorized according to their functions.
Considering the diﬀerent functions in the circuit, there are 8 diﬀerent
groups. Each group is explained by means of Fig. 15, which shows the
schematic of a simple logic function implemented in dynamic logic.
1) Static (ST): The transistors of the static logic gates into which no
clock signal enters (ST1 and ST2 on Fig. 15).
2) Logic Tree (LT): The transistors used for implementing the
Boolean functions of the dynamic logic gates (LT1, LT2 and LT3
on Fig. 15).
3) Footing Device (FD): The footing device which is used for
preventing any leakage via the logic tree path during the pre-charge
phase (FD on Fig. 15).
4) Pre-charge Output Node (PO): The load device which is used to
charge or discharge the output node during the pre-charge phase
(PO on Fig. 15).
5) Pre-charge Intermediate Node (PI): The devices used for
pulling up or down the intermediate nodes in the logic tree of
dynamic gates for preventing charge sharing problem (PI on
Fig. 15).
6) Clock Tree (CT): The devices of the static inverters which
distribute the clock signal only to the dynamic logic gates (CT1
and CT2 on Fig. 15).
7) True Single Phase Clock D Flip Flop (TSPC-DFF) (TS): The
constitutive transistors of the TSPC-DFFs (Not shown on Fig. 15).
8) C2MOS D Flip Flop (C2): The constitutive transistors of the
C2MOS-DFFs (Not shown on Fig. 15).
The power density distribution of the entire 64-bit adder circuit
(Fig. 10) is elaborated on Fig. 14 by providing individual distribution of
each device group. It can be seen that the power density distribution of
individual groups shows signiﬁcant diﬀerences in terms of their mean
values and population range. In the lowest power density range [0 kW/
cm2, 30 kW/cm2], it is possible to ﬁnd any group of devices and a huge
percentage of the devices are populated in this window. However, in
the high power density range [60 kW/cm2, 330 kW/cm2] which covers
even a wider window than H-HGW, only 2 device groups out of 8 exists.
These are the PO and PI groups. According to Table 3, the power
density value of any of the devices other than the PO and PI groups is
less than 55.2 kW/cm2; while the devices in the PO and PI groups can
reach to power density values more than 300 kW/cm2. Moreover, the
mean power density of the PO and PI devices is quite high when
compared to the other groups. These results indicate that PO and PI are
the most critical groups in terms of creating a hotspot in a circuit which
is implemented in FDSOI. Consequently, instead of performing an
extensive power dissipation analysis, one can focus on the sizing of
these devices in the early stage of a design so that the local peak
temperature values in a circuit can be decreased signiﬁcantly (Fig. 15).
The high power density of the devices in the PO and PI groups can
be understood by comparing the time domain behaviours of these
devices with the devices from the other groups. Fig. 16 shows the time
domain power density waveforms of the devices from the PO, PI, CT
and LT groups. The evaluation (from t1 to t2) and the pre-charge (from
t2 to t3) phases can be seen on Fig. 16. The devices which are located on
any path between the input and the output are mainly active in the
evaluation phase. Some of the examples of these devices are LT, ST and
FD. Since these devices are on the data path, for a design with a short
critical path delay, they should be sized in a way that they are ON (i.e.
conducting) for a short period of time when compared to the entire
evaluation period. Consequently, these devices are conducting current,
hence generating heat for a short time. This can be seen on Fig. 16 by
observing the power density waveform of the LT device which is ON for
a very small time interval when compared to the other devices. The PO
and PI devices are operating only during the pre-charge phase.
However, they do not have to charge or discharge their corresponding
nodes as fast as the devices on the data path. As long as they pre-charge
the capacitance seen at their drain terminal before the beginning of the
next evaluation phase, the circuit can safely work. Therefore, they are
sized as small as possible for having a smaller area and less parasitic
capacitance. The consequence is having a longer conduction time. Since
the PO and PI devices are ON for longer durations when compared to
the other groups, they have higher average power density values
according to (12) and they become the most critical devices in terms
of creating a hotspot.
The activity rate is an important parameter of power density in
addition to conduction duration of a device. The CT devices have the
highest activity rate among all the devices. The probability of conduc-
tion of a CT device is one in every clock period. However, for all the rest
of the devices this probability is less than one and it depends on the
input data, logic function and the location of the device in the circuit
architecture. Nevertheless, the clock tree devices have less power
density than the PO and PI devices. This is due to our previous
reasoning that they have to provide a fast transition since they aﬀect
the critical path delay, hence the speed of the circuit. A fast transition
brings less average power density (Fig. 16). Finally, it can be seen from
Table 3 that the maximum and the mean power density values of PI is
almost double the ones of PO although they are both conducting during
the pre-charge phase and they have the same function. This is mainly
due to the probability of discharging or charging an intermediate node
during the evaluation phase that is higher than the probability of
making an evaluation at the output node in most of the cases. This
probability increases as the number of series devices decrease and the
parallel branches increase between the corresponding node and the
power supply in a logic tree (Fig. 15). Consequently, the temperature of
the pre-charge devices become higher.
As it has been already mentioned, for having better thermal
robustness, the maximum local temperature values should be de-
creased by decreasing the power density values of the critical devices
(PO and PI). This can be done by increasing the width of these devices
with a trade-oﬀ of an increased area and a slightly decreased speed
similar to what has been done in Section. 3. Fig. 17 shows that the
power density distribution can be squeezed into a smaller window only
by increasing the width of the PO and PI devices by a factor of 2 and 3.
It can be seen that the histograms of Figs. 13 and 17 are exactly the
Fig. 13. The power density distribution histograms after increasing the width of the high
power density devices by a factor of 2 and 3.
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same when only H-HGW is considered and the maximum heat
generation values are signiﬁcantly decreased. Moreover, by knowing
which group of devices are critical, the proper sizing can be done much
more easily and the maximum heat generation value can be further
decreased only considering a few devices in the entire circuit. In
addition to proper sizing, the devices can be separated from each other
to relax the heat ﬂow [17]. Finally, thermal vias can be added to the
drain ends of these devices similar to what is shown in [28] and [29] to
provide better heat diﬀusion paths, which will in turn increase the
delay time.
5. Conclusion
In this paper, the thermal behaviours of very high speed digital
blocks in bulk CMOS and FDSOI are studied and compared by
experimenting a 64-bit parallel preﬁx adder operating under 900 mV
power supply voltage. Thermal simulations on FDSOI show that the
devices with high power density values are the main factors of the
hotspots in a circuit due to the poor thermal conductance of FDSOI
geometry. A single device with practical dimensions and power
dissipation values can have a temperature that is 30 K higher compared
to its surroundings only due to its self-heating. Moreover, closely
placed devices can increase the temperature of their neighbours by
20 K. It is demonstrated that sizing the critical devices slightly larger
2–3 times) would decrease the maximum power density by 60% with a
trade-oﬀ of a slight decrease in the speed and an increase in the area.
Finally, it is shown that the devices which are responsible of pre-
charging the intermediate and output nodes have the highest mean and
maximum heat generation density and the same result can be obtained
only by properly sizing these group of devices.
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